mirror of
https://gitee.com/xiaohuolufeihua/bizhang_-obav.git
synced 2026-05-22 01:12:31 +00:00
px4nucleoF767ZI-v1:Fixed STM32_RCC_DCKCFGR2_DSISRC
C&P error in upstream was:RCC_DCKCFGR2_DSISEL_48MHZ is
RCC_DCKCFGR2_DSISEL_PHY
This commit is contained in:
committed by
Daniel Agar
parent
e6cc4530b4
commit
d2bc3a534f
@@ -163,7 +163,7 @@
|
||||
#define STM32_RCC_DCKCFGR2_CK48MSRC RCC_DCKCFGR2_CK48MSEL_PLL
|
||||
#define STM32_RCC_DCKCFGR2_SDMMCSRC RCC_DCKCFGR2_SDMMCSEL_48MHZ
|
||||
#define STM32_RCC_DCKCFGR2_SDMMC2SRC RCC_DCKCFGR2_SDMMC2SEL_48MHZ
|
||||
#define STM32_RCC_DCKCFGR2_DSISRC RCC_DCKCFGR2_DSISEL_48MHZ
|
||||
#define STM32_RCC_DCKCFGR2_DSISRC RCC_DCKCFGR2_DSISEL_PHY
|
||||
|
||||
|
||||
/* Several prescalers allow the configuration of the two AHB buses, the
|
||||
|
||||
Reference in New Issue
Block a user