mirror of
https://gitee.com/xiaohuolufeihua/bizhang_-obav.git
synced 2026-05-22 01:12:31 +00:00
Enabled LSE clock for RTC, set clk drive strength to 3. Else the quarzt on the fmuv5x does not socillate reliabel.
This commit is contained in:
@@ -208,6 +208,8 @@ CONFIG_STM32F7_PHY_POLLING=y
|
||||
CONFIG_STM32F7_PROGMEM=y
|
||||
CONFIG_STM32F7_PWR=y
|
||||
CONFIG_STM32F7_RTC=y
|
||||
CONFIG_STM32F7_RTC_LSECLOCK_RUN_DRV_CAPABILITY=3
|
||||
CONFIG_STM32F7_RTC_LSECLOCK_START_DRV_CAPABILITY=3
|
||||
CONFIG_STM32F7_RTC_MAGIC_REG=1
|
||||
CONFIG_STM32F7_SAVE_CRASHDUMP=y
|
||||
CONFIG_STM32F7_SDMMC2=y
|
||||
|
||||
Reference in New Issue
Block a user