yemai/bizhang_-obav
1
0
Fork 0
mirror of https://gitee.com/xiaohuolufeihua/bizhang_-obav.git synced 2026-05-22 01:12:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

boards: enable NuttX SPI DMA buffers

Browse Source 
- update to NuttX with stm32f4 and stm32f7 SPI DMA internal buffers
 - remove explicit DMA buffer allocations from new IMU drivers
 - restore original BOARD_DMA_ALLOC_POOL_SIZE
 - decrease SPI DMA thresholds based on fmu-v2/v3/v4/v5 bench testing
This commit is contained in:
Daniel Agar
2020-03-22 19:24:26 -04:00
committed by GitHub
parent b73ec18abb
commit 8738c26426
57 changed files with 232 additions and 343 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
boards/px4/fmu-v5x/nuttx-config/nsh/defconfig
View File

@@ -221,14 +221,17 @@ CONFIG_STM32F7_SERIALBRK_BSDCOMPAT=y
CONFIG_STM32F7_SERIAL_DISABLE_REORDERING=y
CONFIG_STM32F7_SPI1=y
CONFIG_STM32F7_SPI1_DMA=y
CONFIG_STM32F7_SPI1_DMA_BUFFER=1024
CONFIG_STM32F7_SPI2=y
CONFIG_STM32F7_SPI2_DMA=y
CONFIG_STM32F7_SPI2_DMA_BUFFER=4096
CONFIG_STM32F7_SPI3=y
CONFIG_STM32F7_SPI3_DMA=y
CONFIG_STM32F7_SPI3_DMA_BUFFER=1024
CONFIG_STM32F7_SPI5=y
CONFIG_STM32F7_SPI6=y
CONFIG_STM32F7_SPI_DMA=y
CONFIG_STM32F7_SPI_DMATHRESHOLD=32
CONFIG_STM32F7_SPI_DMATHRESHOLD=8
CONFIG_STM32F7_TIM10=y
CONFIG_STM32F7_TIM11=y
CONFIG_STM32F7_TIM3=y

5
boards/px4/fmu-v5x/nuttx-config/p2_base_phy_LAN8742Ai/defconfig
View File

@@ -222,14 +222,17 @@ CONFIG_STM32F7_SERIALBRK_BSDCOMPAT=y
CONFIG_STM32F7_SERIAL_DISABLE_REORDERING=y
CONFIG_STM32F7_SPI1=y
CONFIG_STM32F7_SPI1_DMA=y
CONFIG_STM32F7_SPI1_DMA_BUFFER=1024
CONFIG_STM32F7_SPI2=y
CONFIG_STM32F7_SPI2_DMA=y
CONFIG_STM32F7_SPI2_DMA_BUFFER=4096
CONFIG_STM32F7_SPI3=y
CONFIG_STM32F7_SPI3_DMA=y
CONFIG_STM32F7_SPI3_DMA_BUFFER=1024
CONFIG_STM32F7_SPI5=y
CONFIG_STM32F7_SPI6=y
CONFIG_STM32F7_SPI_DMA=y
CONFIG_STM32F7_SPI_DMATHRESHOLD=32
CONFIG_STM32F7_SPI_DMATHRESHOLD=8
CONFIG_STM32F7_TIM10=y
CONFIG_STM32F7_TIM11=y
CONFIG_STM32F7_TIM3=y

3
boards/px4/fmu-v5x/src/board_config.h
View File

@@ -540,8 +540,7 @@
#define BOARD_HAS_PWM DIRECT_PWM_OUTPUT_CHANNELS
/* This board provides a DMA pool and APIs */
#define BOARD_DMA_ALLOC_POOL_SIZE (5120 + 4096 + 1024 + 1024) // 5120 fat + 4096 + 1024 + 1024 spi
#define BOARD_DMA_ALLOC_POOL_SIZE 5120
/* This board provides the board_on_reset interface */