Logo
Explore Help
Register Sign In
yemai/CherryUSB
1
0
Fork 0
You've already forked CherryUSB
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
11b36849fc4766adefb13f798e9b715fef1ceb4f
CherryUSB/port
History
sakumisu b835c9ccd2 add nocache ram config when enable dcache
2022-07-31 18:40:45 +08:00
..
bouffalolab/bl702
add bouffalolab common port and demo
2021-11-14 21:20:11 +08:00
ch32
add nocache ram config when enable dcache
2022-07-31 18:40:45 +08:00
dwc2
add nocache ram config when enable dcache
2022-07-31 18:40:45 +08:00
ehci
add nocache ram config when enable dcache
2022-07-31 18:40:45 +08:00
fsdev
refactor dcd api and ep in/out irq callback process
2022-07-28 21:35:22 +08:00
hpm
change flush to writeback
2022-07-29 21:02:08 +08:00
imxrt
add imxrt usb device port
2022-04-14 20:21:43 +08:00
mm32
move mm32 USB_BASE into c file
2022-05-15 19:08:36 +08:00
musb
refactor dcd api and ep in/out irq callback process
2022-07-28 21:35:22 +08:00
nrf5x
add nrf5x usb dev port and ch58x usb dev port
2022-04-19 10:12:08 +08:00
nuvoton
fix fifo addr align when write&read
2022-03-16 21:02:26 +08:00
ohci
add ohci header file
2022-02-01 23:03:17 +08:00
template
refactor dcd api and ep in/out irq callback process
2022-07-28 21:35:22 +08:00
Powered by Gitea Version: 1.25.4 Page: 54ms Template: 6ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API