Artery-AT32-PlatformIO/JLinkDevices/AT/AT32F421x8x/AT32F421_16.FLM

ELF


(
<00>A<00>A4 (<0C> 
<01><00> <20>I`<60>H@h<>I@<40>IH`F@h@<40> H`Fh@<40><>p`<00><>Hh<00>p(<28>РH@h <20><00>IH`F@h@<40>H`<00><>H@h<00>(<28><><0C>p<EFBFBD>F
FF<>H@h <20><><00>IH`F@h@<40><>H`F@h <20><>H`<60>H@h@<40><>p<EFBFBD>IH`<60><><EFBFBD><EFBFBD><EFBFBD>H<EFBFBD>IH`<60>HH`F<>i<00>@<40>E<EFBFBD>UP<55>I` H`@<40><>p<EFBFBD>` p<>
F<>H@h <20><>p~JP`zHi@<40><>xJa pG<10>uH@o<00>
(A<>!<<3C>qH@o<00>(<0B>nH<6E>o<EFBFBD><6F>
lH<6C>o<EFBFBD>
<0A>BӑB<00>)<29>hHi@<40>fL a<><00>``a Fi@<40>@ a<03>J<EFBFBD><4A> eL `^H<>h<00>
(<28><>[Hi <20>YL a F<>h<00><18> <20>`
 <10><00>I)<29><><1B>QHi@<40>OL a Fi@<40>@ a<03>J<EFBFBD><4A> PL `IH<49>h<00>
(<28><>FHi <20>DL a <20><>0<EFBFBD>
F<><46>_
<01> 0<>?H@o<00>(<0E><H<>o<EFBFBD><6F>
:H<>o<EFBFBD>
<0A><><EFBFBD>"<22>BۢB
<01> <20><>4Hi@<40>2M(a(FAai@<40>@(a<03>J<EFBFBD><4A> 3M(`,H<>h<00>
(<28><>)Hi <20>'M(a(F<>h<00><18> <20>`
 <20><> <20><><10>FH <20>

<01><>_	<09><04><10><18><><1C><1C>)<29><> <10>)<29>Hi@<40>
L a<10><18><03>J<EFBFBD><4A> L `H<>h<00>
(<28><>
Hi <20>
L aJ<61><4A> L `H<>h<00> <20> L<>`
 <20><><EFBFBD><1E><1C>)<29><> <20><> @@<40><><EFBFBD> <04>#
gE<67><45><EFBFBD><EFBFBD>0@

AT32F421 Int.Flash
@<00><00>'<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>

%C
%


%



%
%
%C


%C&I



((












1

1

11
I8	
I 
I8	4!
I8	
"I#7I$I%I&I	'I(I)

*

+

,
-./

40

41

42
434445.

:;9?I

6.

:;9?

7.

:;9G

8.

:;9?I 9.

:;9? :.

:;9G ;.

:;9?I<.

:;9?=.

:;9G>.

:;9?I

@?.

:;9?

@@.

:;9G

@A.

:;9?I

@
B.

:;9?

@
C.

:;9G

@
D

1

E

1F

1

XYWG

1XYWH.

1

I.

1

@J.

1

@
K.

1L.

<4I?M.

<4?N

IO

PI:;9QI4R

S

T

UVW1X4I	,Y4I	Z4I[4I,\4I]4I	4^4I	,4_4I4`4I,4a4I4b41	,c41d41,e41f1g1hI	iIjIkI	4lI	,4mI4n1	o1p4I	?q4I?<r4I,s4It5Iu;v=w
%x<
%0<00><><EFBFBD><EFBFBD>armcc+|

	
0<00><><EFBFBD><EFBFBD>armcc+|

	
bA}<7D>
bbA|<7C><04><03><02>
4<00><00><00>A~<7E><02>
<00>
<00>A}<7D><03><02>
8<00>A~<7E><02>
<00>

FlashOS.HComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]
D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20<00>lunsigned longunsigned short
char
unsigned char)<29>FlashDevice<00>!Vers<12>#<03>
<12>
DevName<12>#DevType<12>#<23>
DevAdr<12>#<23>
szDev<12>#<23>
szPage<12>#<23>
Res<12>#<23>
valEmpty<12>#<23>
toProg<12>#<23>
toErase<12>#<23>
<03><12>

<01>sectors<12>
#<23>
)<29>FlashSectorsszSector<12>#AddrSector<12>#<00>
FlashDev.cComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]
D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20<10>d
at32f421.hComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]
D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20<unsigned longunsigned short
unsigned charPUINT32<12>
	PUINT16<12>

PUINT8<12>
*<2A>KEY,
#PSC,
#RLD,
#STS,
#t<12>PIWDG_Type<12>
*<2A>	<09>ACR,
#FCKEY,
#UOBKEY,
#STS,
#CTRL,
#ADDR,
#RESERVED0,
#UOB,
#WRPRT,
# <03>,

RESERVED1<12>
#$OPT3KEYR,
#`OPT4KEYR,
#dCFGKEYR,
#h<03>,


RESERVED2
#lSLIB_CDR0,
#tSLIB_CDR1,
#xSLIB_PSW,
#|SLIB_PSW_STS,
#<23>
CRC_AR,
#<23>
CRC_CR,
#<23>
CRC_OUT,
#<23>
READ_OP_CNT,
#<23>
CACHE_HIT_CNT,
#<23>
READ_OP_CR,
#<23>
FPGA_DEBUG,
#<23>
RESERVED3,
#<23>
OPT1_FREER,
#<23>
OPT1_R31,
#<23>
OPT1_R63,
#<23>
OPT1_R95,
#<23>
OPT1_R127,
#<23>
OPT1_R159,
#<23>
OPT1_R191,
#<23>
OPT1_R223,
#<23>
OPT1_R255,
#<23>
<03>,

RESERVED4<12>#<23>
FLASH_DEC_KEY,
#<23>RESERVED16,
#<23><03>,


RESERVED5<12>#<23>OPT1KEYR,
#<23><03>,

RESERVED6#<23>SLIB_SET_PSW,
#<23>SLIB_SET_RANGE,
#<23>SYS_SLIB_SET,
#<23>SYS_BOOT_DIS_SET,
#<23>SLIB_KEYR,
#<23>PFLASH_TypeA

H*<2A>
4CTRL,
#CFG,
#CLKINT,
#APB2RST,
#APB1RST,
#AHBEN,
#APB2EN,
#APB1EN,
#BDC,
# CTRLSTS,
#$<03>
,


RESERVED&#(MISC,
#0PRCC_Type<12>
Y*<2A>CTRLL,
#CTRLH,
#IPTDT,
#OPTDT,
#BSRE,
#BRE,
#LOCK,
#PGPIO_Type\
d*<2A> EVCTRL,
#MAP,
#<03>,

EXTIC<12>#RESERVED0<12>#MAP2,
#PAFIO_Type<12>
m<13>
RESETSET
PFlagStatus+
<01>
(PITStatus+
<01>
4<00>FlashDev.cComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]
D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20pFlashDevicev
y"
<00>FlashPrg.cComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]
D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20<00><00>intunsigned long
unsigned char"<12>?<3F>
:init_clk
b<00>YStartUpCounter<10><02>xYHSIStatus<10><02>t><3E>
{Init
<12>b<00>wiadr<12>iclk<12>ifnc<12><00>
^__result<12>
P`
><3E>
<01>
UnInit
<12><00><00>cifnc<12><00>
^__result<12>
P
><3E>
<01>
EraseChip
<12><00><00>
C___result<12>x

ZiR<00>
Zslib_start_page`<00>
Zslib_end_page`<00>
><3E>
<01>
EraseSector
<12><00>
8#iadr<12>Z
___result<12>

Zslib_start_page`G
Zslib_end_page`4
Ztmp_page`!
><3E>
<01>ProgramPage
<12>8<00>iadr<12><00>isz<12><00>ibuf<12><00>___result<12><00>
8.






FlashDev.cFlashOS.H

,!






at32f421.h

, 






FlashOS.H

H!





FlashPrg.c
:
-,((
0,(
/' ,&&,	( 
-,
+	- %
	, &
~	/,
'
"
Qx.,&~/-
	
g- ', 	~/,	'
#	
{	
k	,
~	/, 
'	o


8:}<00><><EFBFBD>:<00>}<00>
<00>
}<00>
8}<00><00>}<00><00>
}<00><00>}bd}d<00>}}b}Z\
P8<00>
R8<00>
Q8>
P><00>
S<00>
<00>

P<00>
6
R<00>
6
T<00>
6
S<00>
<00>

P<>
6
Qh
j

P<00><00>

R<00><00>

S<00><00>

Q<00><00>
P<><00>
Qbl
Rl<00>
Vbh
Qh<00>
Ubf
Pf<00>
T



__AT32F403_H 
__IO volatile
pFLASH_BASE ((UINT32)0x08000000)
qFLASH_BANK2_BASE ((UINT32)0x08080000)
rEXT_FLASH_BASE ((UINT32)0x08400000)
sSRAM_BASE ((UINT32)0x20000000)
tPERIPH_BASE ((UINT32)0x40000000)
uFLASH_OTP3_BASE ((UINT32)0x1FFFE400)
xAPB1PERIPH_BASE PERIPH_BASE
zAHBPERIPH_BASE (PERIPH_BASE + 0x20000)
|IWDG_BASE (APB1PERIPH_BASE + 0x3000)
<01>
RCC_BASE (AHBPERIPH_BASE + 0x1000)
<01>
FLASH_R_BASE (AHBPERIPH_BASE + 0x2000)
<01>
UOB_BASE ((UINT32)0x1FFFF800)
<01>
IWDG ((IWDG_Type *) IWDG_BASE)
<01>
RCC ((RCC_Type *) RCC_BASE)
<01>
FLASH ((FLASH_Type *) FLASH_R_BASE)
<01>
FLASH_STS_BSY ((UINT32)0x00000001)
<01>
FLASH_STS_PRGMFLR ((UINT32)0x00000004)
<01>
FLASH_STS_WRPRTFLR ((UINT32)0x00000010)
<01>
FLASH_STS_PRCDN ((UINT32)0x00000020)
<01>
FLASH_CTRL_PRGM ((UINT32)0x00000001)
<01>
FLASH_CTRL_PGERS ((UINT32)0x00000002)
<01>
FLASH_CTRL_CHPERS ((UINT32)0x00000004)
<01>
FLASH_CTRL_UOBPRGM ((UINT32)0x00000010)
<01>
FLASH_CTRL_UOBERS ((UINT32)0x00000020)
<01>
FLASH_CTRL_STRT ((UINT32)0x00000040)
<01>
FLASH_CTRL_LCK ((UINT32)0x00000080)
<01>
FLASH_CTRL_UOBWE ((UINT32)0x00000200)
<01>
FLASH_CTRL_FLRIE ((UINT32)0x00000400)
<01>
FLASH_CTRL_PRCDNIE ((UINT32)0x00001000)
<01>
FLASH_UOB_SW_WDG ((UINT32)0x00000004)
<01>
UOB_SW_IWDG ((UINT32)0x00000001)
<01>
UOB_HW_IWDG ((UINT32)0x00000000)
<01>
IWDG_KEY_ACCESS ((UINT16)0x5555)
<01>
IWDG_KEY_RELOAD ((UINT16)0xAAAA)
<01>
RCC_CTRL_HSIEN ((UINT32)0x00000001)
<01>
RCC_CTRL_HSISTBL ((UINT32)0x00000002)
<01>
RCC_CTRL_HSITWK ((UINT32)0x000000FE)
<01>
RCC_CTRL_HSICAL ((UINT32)0x0000FF00)
<01>
RCC_CTRL_HSEEN ((UINT32)0x00010000)
<01>
RCC_CTRL_HSESTBL ((UINT32)0x00020000)
<01>
RCC_CTRL_HSEBYPS ((UINT32)0x00040000)
<01>
RCC_CTRL_HSECFDEN ((UINT32)0x00080000)
<01>
RCC_CTRL_PLLEN ((UINT32)0x01000000)
<01>
RCC_CTRL_PLLSTBL ((UINT32)0x02000000)
<01>
RCC_CFG_AHBPSC_DIV1 ((UINT32)0x00000000)
<01>
RCC_CFG_APB2PSC_DIV1 ((UINT32)0x00000000)
<01>
RCC_CFG_APB1PSC_DIV1 ((UINT32)0x00000000)
<01>
RCC_CFG_APB1PSC_DIV2 ((UINT32)0x00000400)
<01>
RCC_CFG_PLLCFG_MASK ((UINT32)0x1FC0FFFF)
<01>
RCC_CFG_PLLRC_HSI_DIV2 ((UINT32)0x00000000)
<01>
RCC_CFG_PLLMULT12 ((UINT32)0x00280000)
<01>
RCC_CFG_SYSCLKSEL ((UINT32)0x00000003)
<01>
RCC_CFG_SYSCLKSEL_PLL ((UINT32)0x00000002)
<01>
RCC_CFG_SYSCLKSTS ((UINT32)0x0000000C)
<01>
RCC_CFG_SYSCLKSTS_PLL ((UINT32)0x00000008)
<01>
RCC_CFG_AHBPSC ((UINT32)0x000000F0)
<01>
RCC_CFG_APB1PSC ((UINT32)0x00000700)
<01>
RCC_CFG_APB2PSC ((UINT32)0x00003800)
<01>
RCC_CFG_ADCPSC ((UINT32)0x1000C000)
<01>
RCC_CFG_CLKOUT ((UINT32)0x07000000)
<01>
RCC_CFG_PLLRC ((UINT32)0x00010000)
<01>
RCC_CFG_PLLHSEPSC ((UINT32)0x00020000)
<01>
RCC_CFG_PLLMULT ((UINT32)0x603C0000)
<01>
RCC_CFG_USBPSC ((UINT32)0x08C00000)
<01>
RCC_CFG_PLLRANGE ((UINT32)0x80000000)
<01>
RCC_CLKINT_LSISTBLFC ((UINT32)0x00010000)
<01>
RCC_CLKINT_LSESTBLFC ((UINT32)0x00020000)
<01>
RCC_CLKINT_HSISTBLFC ((UINT32)0x00040000)
<01>
RCC_CLKINT_HSESTBLFC ((UINT32)0x00080000)
<01>
RCC_CLKINT_PLLSTBLFC ((UINT32)0x00100000)
<01>
RCC_CLKINT_HSECFDFC ((UINT32)0x00800000)
<01>
BIT_SET(REG,BIT) ((REG) |= (BIT))
<01>
BIT_CLEAR(REG,BIT) ((REG) &= ~(BIT))
<01>
BIT_READ(REG,BIT) ((REG) & (BIT))
<01>
FLASH_ACR_LATENCY_1 ((UINT8)0x01)
<01>
FLASH_ACR_PRFTBE ((UINT8)0x10)
<01>
FLASH_ACR_DEFAULT(latency) ((UINT32)FLASH_ACR_PRFTBE | (latency))
<01>
RCC_APB1PERIPH_PWR ((UINT32)0x10000000)

VERS 1

UNKNOWN 0
ONCHIP 1
EXT8BIT 2
EXT16BIT 3
EXT32BIT 4
EXTSPI 5
SECTOR_NUM 512
PAGE_MAX 65536
SECTOR_END 0xFFFFFFFF, 0xFFFFFFFF
.FLASH_DRV_VERS (0x0100+VERS)<00><00><00>FlashDevice]<00>	<00><00>init_clk
Inith
UnInit<00>
EraseChipEraseSector<00>ProgramPage

<00>
<00><00><00><>
$<00><>/<00><00>:<02><><EFBFBD>
b
<00>cb
<00><00>
<00><00><00>
<00><00>
<00>

9<00>

<00><00>$t$d$d.realdataFlashPrg.c.textFlashDev.c.constdataBuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$RWPI$~STKCKD$USESV7$~SHL$OSPACE$ROPI$EBA8$STANDARDLIB$REQ8$PRES8$EABIv2init_clkInitUnInitEraseChipEraseSectorProgramPageFlashDevice@
Input Comments:flashprg.oComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]ArmCC --debug -c -o.\obj\flashprg.o --depend=.\obj\flashprg.d --cpu=Cortex-M4 --apcs=interwork//ropi/rwpi -O0 --diag_suppress=9931 -I.\.. -I"D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20\RTE" -ID:\Keil_v5\ARM\PACK\ARM\CMSIS\5.8.0\Device\ARM\ARMCM4\Include -ID:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=518 -DARMCM4 -DAT32F421_16 --omf_browse=.\obj\flashprg.crf FlashPrg.cflashdev.oComponent: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]ArmCC --debug -c -o.\obj\flashdev.o --depend=.\obj\flashdev.d --cpu=Cortex-M4 --apcs=interwork//ropi/rwpi -O0 --diag_suppress=9931 -I.\.. -I"D:\project\PACK\Flash Algorithm Src\AT32F421_Flash_v20\RTE" -ID:\Keil_v5\ARM\PACK\ARM\CMSIS\5.8.0\Device\ARM\ARMCM4\Include -ID:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=518 -DARMCM4 -DAT32F421_16 --omf_browse=.\obj\flashdev.crf FlashDev.cPrgCodePrgDataDevDscr.debug_abbrev.debug_frame.debug_info.debug_line.debug_loc.debug_macinfo.debug_pubnames.symtab.strtab.note.comment.shstrtab
4<00><00>0
<00><00><00><00> 

4<00>	
<00>
<00><00>
<00><00>
'
T<00>
4
L<00>
@
<00>&<00>
L
<00>)<
W
,H

f
L9<00>
v<00>9
	~<00>:

<00><00>;<00>
<<00>
<00><00>@<00>