update version to v2.0.6

This commit is contained in:
Artery-MCU
2022-06-30 17:16:46 +08:00
parent f09f510f6d
commit ac9d1046b7
1097 changed files with 33325 additions and 2709 deletions

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_adc.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 adc header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_can.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 can header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -352,7 +352,7 @@ typedef struct
*/
typedef struct
{
uint16_t baudrate_div; /*!< baudrate division,this parameter can be 0x001~0x400.*/
uint16_t baudrate_div; /*!< baudrate division,this parameter can be 0x001~0x1000.*/
can_rsaw_type rsaw_size; /*!< resynchronization adjust width */

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_cmp.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 cmp header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -52,10 +52,9 @@ extern "C" {
*/
typedef enum
{
CMP_NON_INVERTING_PA5 = 0x00, /*!< comparator non-inverting connect to pa5 */
CMP_NON_INVERTING_PA1 = 0x01, /*!< comparator non-inverting connect to pa1 */
CMP_NON_INVERTING_PA0 = 0x02, /*!< comparator non-inverting connect to pa0 */
CMP_NON_INVERTING_VSSA = 0x03 /*!< comparator non-inverting connect to vssa */
CMP_NON_INVERTING_PA5_PA7 = 0x00, /*!< comparator1/2 non-inverting connect to pa5/pa7 */
CMP_NON_INVERTING_PA1_PA3 = 0x01, /*!< comparator1/2 non-inverting connect to pa1/pa3 */
CMP_NON_INVERTING_PA0_PA2 = 0x02, /*!< comparator1/2 non-inverting connect to pa0/pa2 */
} cmp_non_inverting_type;
/**
@@ -69,8 +68,7 @@ typedef enum
CMP_INVERTING_VREFINT = 0x03, /*!< comparator inverting connect to vrefint */
CMP_INVERTING_PA4 = 0x04, /*!< comparator inverting connect to pa4 */
CMP_INVERTING_PA5 = 0x05, /*!< comparator inverting connect to pa5 */
CMP_INVERTING_PA0 = 0x06, /*!< comparator inverting connect to pa0 */
CMP_INVERTING_PA2 = 0x07 /*!< comparator inverting connect to pa2 */
CMP_INVERTING_PA0_PA2 = 0x06, /*!< comparator1/2 inverting connect to pa0/pa2 */
} cmp_inverting_type;
/**
@@ -79,9 +77,7 @@ typedef enum
typedef enum
{
CMP_SPEED_FAST = 0x00, /*!< comparator selected fast speed */
CMP_SPEED_MEDIUM = 0x01, /*!< comparator selected medium speed */
CMP_SPEED_SLOW = 0x02, /*!< comparator selected slow speed */
CMP_SPEED_ULTRALOW = 0x03 /*!< comparator selected ultralow speed */
CMP_SPEED_SLOW = 0x01, /*!< comparator selected slow speed */
} cmp_speed_type;
/**
@@ -213,6 +209,7 @@ void cmp_enable(cmp_sel_type cmp_sel, confirm_state new_state);
void cmp_input_shift_enable(confirm_state new_state);
uint32_t cmp_output_value_get(cmp_sel_type cmp_sel);
void cmp_write_protect_enable(cmp_sel_type cmp_sel);
void cmp_double_mode_enable(confirm_state new_state);
/**
* @}

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_crc.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 crc header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_crm.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 crm header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -896,7 +896,7 @@ void crm_hick_sclk_frequency_select(crm_hick_sclk_frequency_type value);
void crm_usb_clock_source_select(crm_usb_clock_source_type value);
void crm_clkout_div_set(crm_clkout_div_type clkout_div);
void crm_otgfs_ep3_remap_enable(confirm_state new_state);
void crm_usbdiv_reset(confirm_state new_state);
void crm_usbdiv_reset(void);
/**
* @}

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_debug.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 debug header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_def.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 macros header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -62,6 +62,8 @@ extern "C" {
#endif
#endif
#define UNUSED(x) (void)x /* to avoid gcc/g++ warnings */
#ifdef __cplusplus
}
#endif

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_dma.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 dma header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_ertc.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 ertc header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -89,6 +89,16 @@ extern "C" {
#define ERTC_ALARM_MASK_DATE_WEEK ((uint32_t)0x80000000) /*!< ertc alarm don't match date or week */
#define ERTC_ALARM_MASK_ALL ((uint32_t)0x80808080) /*!< ertc alarm don't match all */
/**
* @}
*/
/**
* @brief compatible with older versions
*/
#define ERTC_WAT_CLK_CK_A_16BITS ERTC_WAT_CLK_CK_B_16BITS
#define ERTC_WAT_CLK_CK_A_17BITS ERTC_WAT_CLK_CK_B_17BITS
/**
* @}
*/
@@ -166,8 +176,8 @@ typedef enum
ERTC_WAT_CLK_ERTCCLK_DIV8 = 0x01, /*!< the wake up timer clock is ERTC_CLK / 8 */
ERTC_WAT_CLK_ERTCCLK_DIV4 = 0x02, /*!< the wake up timer clock is ERTC_CLK / 4 */
ERTC_WAT_CLK_ERTCCLK_DIV2 = 0x03, /*!< the wake up timer clock is ERTC_CLK / 2 */
ERTC_WAT_CLK_CK_A_16BITS = 0x04, /*!< the wake up timer clock is CK_A, wakeup counter = ERTC_WAT */
ERTC_WAT_CLK_CK_A_17BITS = 0x06 /*!< the wake up timer clock is CK_A, wakeup counter = ERTC_WAT + 65535 */
ERTC_WAT_CLK_CK_B_16BITS = 0x04, /*!< the wake up timer clock is CK_B, wakeup counter = ERTC_WAT */
ERTC_WAT_CLK_CK_B_17BITS = 0x06 /*!< the wake up timer clock is CK_B, wakeup counter = ERTC_WAT + 65535 */
} ertc_wakeup_clock_type;
/**

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_exint.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 exint header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_flash.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 flash header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_gpio.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 gpio header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -789,7 +789,7 @@ uint16_t gpio_output_data_read(gpio_type *gpio_x);
void gpio_bits_set(gpio_type *gpio_x, uint16_t pins);
void gpio_bits_reset(gpio_type *gpio_x, uint16_t pins);
void gpio_bits_write(gpio_type *gpio_x, uint16_t pins, confirm_state bit_state);
void gpio_port_wirte(gpio_type *gpio_x, uint16_t port_value);
void gpio_port_write(gpio_type *gpio_x, uint16_t port_value);
void gpio_pin_wp_config(gpio_type *gpio_x, uint16_t pins);
void gpio_event_output_config(gpio_port_source_type gpio_port_source, gpio_pins_source_type gpio_pin_source);
void gpio_event_output_enable(confirm_state new_state);

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_i2c.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 i2c header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_misc.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 misc header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -76,9 +76,9 @@ typedef enum
*/
typedef enum
{
NVIC_LP_SLEEPONEXIT = 0x02, /*!< send event on pending */
NVIC_LP_SLEEPONEXIT = 0x02, /*!< enable sleep-on-exit feature */
NVIC_LP_SLEEPDEEP = 0x04, /*!< enable sleep-deep output signal when entering sleep mode */
NVIC_LP_SEVONPEND = 0x10 /*!< enable sleep-on-exit feature */
NVIC_LP_SEVONPEND = 0x10 /*!< send event on pending */
} nvic_lowpower_mode_type;
/**

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_pwc.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 pwc header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_sdio.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 sdio header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -577,7 +577,7 @@ typedef struct
void sdio_reset(sdio_type *sdio_x);
void sdio_power_set(sdio_type *sdio_x, sdio_power_state_type power_state);
flag_status sdio_power_status_get(sdio_type *sdio_x);
sdio_power_state_type sdio_power_status_get(sdio_type *sdio_x);
void sdio_clock_config(sdio_type *sdio_x, uint16_t clk_div, sdio_edge_phase_type clk_edg);
void sdio_bus_width_config(sdio_type *sdio_x, sdio_bus_width_type width);
void sdio_clock_bypass(sdio_type *sdio_x, confirm_state new_state);

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_spi.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 spi header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_tmr.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 tmr header file
**************************************************************************
* Copyright notice & Disclaimer
@@ -882,7 +882,7 @@ void tmr_input_channel_filter_set(tmr_type *tmr_x, tmr_channel_select_type tmr_c
uint16_t filter_value);
void tmr_pwm_input_config(tmr_type *tmr_x, tmr_input_config_type *input_struct, \
tmr_channel_input_divider_type divider_factor);
void tmr_channel1_input_select(tmr_type *tmr_x, tmr_channel1_input_connected_type ti1_connect);
void tmr_channel1_input_select(tmr_type *tmr_x, tmr_channel1_input_connected_type ch1_connect);
void tmr_input_channel_divider_set(tmr_type *tmr_x, tmr_channel_select_type tmr_channel, \
tmr_channel_input_divider_type divider_factor);
void tmr_primary_mode_select(tmr_type *tmr_x, tmr_primary_select_type primary_mode);

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_usart.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 usart header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_usb.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 usb header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_wdt.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 wdt header file
**************************************************************************
* Copyright notice & Disclaimer

View File

@@ -1,8 +1,8 @@
/**
**************************************************************************
* @file at32f415_wwdt.h
* @version v2.0.5
* @date 2022-05-20
* @version v2.0.6
* @date 2022-06-28
* @brief at32f415 wwdt header file
**************************************************************************
* Copyright notice & Disclaimer